

Figure 1. Bootstrap circuit used in our current design




Figure 2. Simulation results from current bootstrap circuit




FIG 3




Figure 7. Simulation for single and continuous clock boosting signals




FIG 5





Figure 6 Current used row driver for shared ROW and boosting RST



7





Figure 8. New row driver with separate boosting for RST and N-well

8





5/6/13